


Microprogrammed Control Treats States as Instruction	ıs
Interrupts and privilege add 14 bits of control signals, bringing the total to 39.	
 The P&P microinstructions also include 10 bits of sequencing information: J, a 6-bit next state ID COND, a 3-bit branch condition, and IRD, which indicates whether the current state is the decode state (#32). 	
ECE 120: Introduction to Computing © 2016 Steven S. Lumetta. All rights reserved.	slide 3

Microinstruction Branch Conditions for LC-3

COND	branch on signal	meaning					
000	(none)	unconditional					
001	R	memory ready					
010	BEN	BR taken					
011	IR[11]	JSR or JSRR					
100	PSR[15]	privilege mode violation					
101	INT	interrupt occurred					
Grey entries were not covered in our class.							
ECE 120: Introducti	on to Computing	© 2016 Steven S. Lumetta. All rights reserved.					





Let's look at an example.

The **BR** opcode is 0, so the **BR** execution state is also #0.


State #0 branches on **BEN**:

ECE 120: Introduction to Computing

- when **BEN** is false, the branch is not taken, so the next state is fetch (#18), and
- when **BEN** is true, the next state must be #22 (18 OR 4), as the microsequencer ORs 4 with **J** when **COND = 2** and **BEN = 1**.

© 2016 Steven S. Lumetta. All rights reserved.

slide 7



he 1		tes are	. INT (int fetch 2 (1 10001).	1 /		Fetch 2 branc The next stat fetch 3 (10001	es are f	``	U	• /	
ſ	state #		J	COND	IRD	state #		J	COND	IRD	
-	010010	fetch 1	100001	101	0	010010	fetch 1	100001	101	0	
	100001	fetch 2				100001	fetch 2	100001	001	0	
Γ	100011	fetch 3				100011	fetch 3				
Γ	100000	decode				100000	decode				

slide 11

What are the Microsequencing Bits for Fetch 3?

Fetch 3 does not branch.


The next state is decode (100000).

	state #		J	COND	IRD
	010010	fetch 1	100001	101	0
	100001	fetch 2	100001	001	0
	100011	fetch 3	100000	000	0
	100000	decode			
ECE 120:	Introduction to Compu	ting	© 2016 Steven	S. Lumetta. All ri	ghts reserved.

What are the Microsequencing Bits for Decode?

Decode goes to a state from 000000 to 001111, depending on the opcode IR[15:12].

	state #		J	COND	IRD
	010010	fetch 1	100001	101	0
	100001	fetch 2	100001	001	0
	100011	fetch 3	100000	000	0
	100000	decode	xxxxxx	xxx	1
ECE 120:	Introduction to Compu	ting	© 2016 Steven	S. Lumetta. All rig	ghts reserved.



What are the Microsequencing Bits for LDI1?									
LDI1 does not branch.									
The	next stat	e is LD	J2 (0110	00).					
1110	iioiio otat								
	state #		J	COND	IRD				
	001010	LDI1	011000	000					
	011000	LDI1 LDI2	011000	000					
	011010	LDI3							
	011001	LDI4							
	011011	LDI5							

What are the Microsequencing Bits for LDI2?

LDI2 branches on **R** (memory ready).

The next states are LDI2 (011000) and LDI3 (011010).

	state #		J	COND	IRD
	001010	LDI1	011000	000	0
	011000	LDI2	011000	001	0
	011010	LDI3			
	011001	LDI4			
	011011	LDI5			
ECE 120: 1	Introduction to Comput	ing	© 2016 Steven	S. Lumetta. All ri	ghts reserved.

slide 15

What are the Microsequencing Bits for LDI3?

LDI3 does not branch.

The next state is LDI4 (011001).

	state #		J	COND	IRD				
	001010	LDI1	011000	000	0				
	011000	LDI2	011000	001	0				
	011010	LDI3	011001	000	0				
	011001	LDI4							
	011011	LDI5							
ECE 120	: Introduction to Comput	ing	© 2016 Steven	S. Lumetta. All rig	thts reserved.				

	What are the Microsequencing Bits for LDI4? LDI4 branches on R (memory ready).										
The	next stat 5 (011011	es are l									
	state #		J	COND	IRD						
	001010	LDI1	011000	000	0						
	011000	LDI2	011000	001	0						
	011010	LDI3	011001	000	0						
	011001	LDI4	011001	001	0						
	011011	LDI5									
ECE 120: 1	Introduction to Comput	ing	© 2016 Steven	S. Lumetta. All ri	ghts reserved.	slide 17					

What are the Microsequencing Bits for LDI5?

LDI5 does not branch.

The next state is fetch 1 (010010).