

	MA	R ← P	рс р	C ← I	PC + 1				
	Wh in th	ich re he firs	egiste st sta	ers ch ite of	ange fetch	?			
	LD. MAR	LD. MDR	LD. IR	LD. BEN	LD. REG	LD. CC	LD. PC		
fetch 1	1	0	0	0	0	0	1		
fetch 2									
fetch 3									



What	are the	e Bus Ga	ting Sig	nals?	
So	MAR what ar	← PC, PC e the bus	$\leftarrow \mathbf{PC} + 1$ gating sig	l gnals?	
	GatePC	GateMDR	GateALU	Gate MARMUX	
fetch 1	1	0	0	0	
fetch 2					
fetch 3					
decode					
ECE 120: Introd	action to Computing	© 2016	Steven S. Lumetta. All ri	ghts reserved.	slide 5



Wh	MA at ar	AR ← e the	PC, H mux s	PC ← P( selectio	C + 1 n signal	ls?	
	PC MUX	DR MUX	SR1 MUX	ADDR1 MUX	ADDR2 MUX	MAR MUX	
fetch 1	00	xx	xx	x	xx	x	
fetch 2							
fetch 3							
dooodo							







		MDR	← <b>M</b>	[MA]	RI				
	Wh in the	ich re e seco	egiste nd st	ers ch tate o	ange f fetc	h?			
	LD. MAR	LD. MDR	LD. IR	LD. BEN	LD. REG	LD. CC	LD. PC		
fetch 1	1	0	0	0	0	0	1		
fetch 2	0	1	0	0	0	0	0		
fetch 3									
decode									



So	M what ar	IDR ← M[ e the bus	MAR] gating si	gnals?		
	GatePC	GateMDR	GateALU	Gate MARMUX		
fetch 1	1	0	0	0		
fetch 2	0	0	0	0		
fetch 3						
decode						



Wh	at ar	MD e the	$\mathbf{R} \leftarrow \mathbf{N}$ mux :	M[MAR] selectio	n signal	ls?	
	PC MUX	DR MUX	SR1 MUX	ADDR1 MUX	ADDR2 MUX	MAR MUX	
tch 1	00	xx	xx	x	xx	x	
tch 2	xx	xx	xx	x	xx	x	
tch 3							
apope							Í







				8				
		IR	$L \leftarrow \mathbf{N}$	IDR				
	Wh in th	ich re le thir	egiste rd sta	ers ch ate of	nange 'fetch	?		
	LD. MAR	LD. MDR	LD. IR	LD. BEN	LD. REG	LD. CC	LD. PC	
fetch 1	1	0	0	0	0	0	1	
fetch 2	0	1	0	0	0	0	0	
fetch 3	0	0	1	0	0	0	0	
decode								



So	what ar	IR ← MI e the bus	DR gating sig	gnals?	
	GatePC	GateMDR	GateALU	Gate MARMUX	
fetch 1	1	0	0	0	
fetch 2	0	0	0	0	
fetch 3	0	1	0	0	
decode					



Wh	at ar	I e the	$\mathbf{R} \leftarrow \mathbf{R}$ mux	MDR selectio	n signal	ls?	
	PC MUX	DR MUX	SR1 MUX	ADDR1 MUX	ADDR2 MUX	MAR MUX	
fetch 1	00	xx	xx	x	xx	x	
fetch 2	xx	xx	xx	x	xx	x	
fetch 3	xx	xx	xx	x	xx	x	
decode							







	What	are t	he Lo	oad S	Signa	als?			
]	BEN ←	IR[1]	l] & N	+ <b>I</b> R	[10] a	& Z +	IR[9]	] & I	•
		Wh iı	ich re 1 the o	egiste deco	ers ch de sta	ange ate?			
		LD.	LD.	LD.	LD.	LD.	LD.	LD.	
		MAR	MDR	IR	BEN	REG	CC	PC	
	fetch 1	1	0	0	0	0	0	1	
	fetch 2	0	1	0	0	0	0	0	
	fetch 3	0	0	1	0	0	0	0	

decode

ECE 120: Introduction to Computing

0

0

0

1

0

© 2016 Steven S. Lumetta. All rights reserved.

0

slide 27

0

Look at How Bits Must Move in the Datapath	
We have BEN $\leftarrow$ IR[11] & N + IR[10] & Z + IR[9] & P	
But the implementation • is just some logic • based on the condition codes (N, Z, and P) and the IR.	
There's nothing to see in the datapath.	
ECE 120' Introduction to Computing © 2016 Steven S. Lumetta. All rights reserved slide 28	

What	are the	e Bus Ga	ting Sig	nals?		What	t are	the I	Mux	Selecti	on Sigr	nals?	
BEN ← So	- IR[11] what ar	& N + IR[ e the bus	10] & Z + gating sig	IR[9] & P gnals?	1	BEN ← Wh	– IR[1 at are	1] & e the	N + II mux s	R[10] & selectio	Z + IR[9 n signa	9] & P ls?	
	GatePC	GateMDR	GateALU	Gate MARMUX			PC MUX	DR MUX	SR1 MUX	ADDR1 MUX	ADDR2 MUX	MAR MUX	
fetch 1	1	0	0	0		fetch 1	00	xx	xx	x	xx	x	
fetch 2	0	0	0	0		fetch 2	xx	xx	xx	x	xx	x	
fetch 3	0	1	0	0		fetch 3	xx	xx	xx	x	xx	x	
decode	0	0	0	0		decode	xx	xx	xx	x	xx	x	

What are the	ALU and	Memory	Signals?
--------------	---------	--------	----------

## $BEN \leftarrow IR[11] \And N + IR[10] \And Z + IR[9] \And P$

What are the ALU and memory signals?

	ALUK	MIO.EN	R.W
fetch 1	xx	0	x
fetch 2	xx	1	0
fetch 3	xx	0	х
decode	xx	0	x

Notice that MIO.EN is NOT a don't care!

ECE 120: Introduction to Computing

 $\ensuremath{\mathbb{C}}$  2016 Steven S. Lumetta. All rights reserved.

slide 31

## Summary of Control Signals for Fetch and Decode

	LD. MAR	LD. MDR	LD. IR	LD. BEN	LD. REG	LD. CC	LD. PC		GatePC	GateMDR	GateA	LU	Gate MARMUX	
fetch 1	1	0	0	0	0	0	1	fetch 1	1	0	0		(	C
fetch 2	0	1	0	0	0	0	0	fetch 2	0	0	0		0	
fetch 3	0	0	1	0	0	0	0	fetch 3	0	1	0			C
decode	0	0	0	1	0	0	0	decode	0	0	0	0		C
	PC MUX	DR MUX	SR1 MUX	ADD MU	R1 A	DDR2 MUX	MAR MUX				ALUK	MIO.EN		R.W
fetch 1	00	xx	xx	x		xx	x	1		fetch 1	xx	(	D	x
fetch 2	xx	xx	xx	x		xx		1		fetch 2	xx	1	L	0
fetch 3	xx	xx	xx	x	<b>x</b> :		x			fetch 3	xx	(	D	x
decode	xx	xx	хх	x		xx	x	1		decode	xx	(	D	x
								_		-				
ECE 120: Introduction to Computing © 2016 Steven S. Lumetta. All rights reserved.									00					