

slide 3

## We Consider Five Groups of LC-3 Control Signals

Let's split the control signals into five groups:

- register loads:
- does a register take a new value?
- bus gating:
- should a value be copied onto the bus?
- mux selection

ECE 120: Introduction to Computing

- ALU function selection
- memory operation

© 2016 Steven S. Lumetta. All rights reserved.

## The first group: **register loads**. Each register load signal controls one or more registers. Each signal is **set iff the RTL for the current FSM state changes that register's value**. In other words, the load signal is • 1 if the register appears on the left side of an **RTL** expression, • and is 0 otherwise.

© 2016 Steven S. Lumetta. All rights reserved.

**Register Loads Control Updates to Register Values** 

ECE 120: Introduction to Computing

slide 4





## What Values Do the Registers Write?

Most registers' new values come **from the bus: MAR, IR, REG**, and **CC**.

**MDR**'s new value comes either from the bus or **from the memory**.

ECE 120: Introduction to Computing

**PC**'s new value comes **from a mux** (**PCMUX**), with one mux input from the bus.

Finally, **BEN** (branch enable) is loaded **based on CC and IR**.

© 2016 Steven S. Lumetta. All rights reserved.

slide 7

## Bus Gating Signals Determine the Value on the Bus

The second group: **bus gating**.

Recall that tri-state buffers are used to write values onto the bus.

Each bus gating control signal is **wired to the enable inputs of 16 tri-state buffers** that write to the bus.

At most one bus gating signal can be a 1.

All others must be 0 to avoid short circuits through the bus.

ECE 120: Introduction to Computing

 $\ensuremath{\mathbb{C}}$  2016 Steven S. Lumetta. All rights reserved.

slide 8















The fourth group of control signals: ALU function selection. The ALUK control signals support for functions, including passing the A input to the output. 00 ADD 01 AND 10 NOT A 11 PASS A ALUK is meaningful only when GateALU = 1.	The fifth group of control signals: <b>memory operation</b> . The <b>LC-3</b> memory requires two controls: <b>MIO.EN</b> tells the memory to operate (1 to do a read or a write). When <b>MIO.EN = 1</b> , • <b>R.W = 1</b> for a write, and • <b>R.W = 0</b> for a read.
ALUK is meaningful only when GateALU = 1.	• $\mathbf{R}.\mathbf{W} = 0$ for a read.

How many control signals do we have?			
• register loads	7		
• bus gating	4		
• mux selection	10		
• ALU function selection	2		
• memory operation	2		
TOTAL	25		